

Perez et al. BUR920030032US1 Sheet 1 of 14



APP_ID=10604059


Perez et al. BUR920030032US1 Sheet 2 of 14



APP_ID=10604059

Design System

Perez et al. BUR920030032US1 Sheet 3 of 14




Design System

Perez et al.
BUR920030032US1
Sheet 4 of 14

Design System Identification Process Guard Ring

Figure 4




APP_ID=10604059

Perez et al. BUR920030032US1 Sheet 6 of 14

Fill Optimization Guard Ring P-Cell

P-Cell / Guard Ring Design P-Cell Graphical Unit Interface


Figure 6



Graphical ESD HIERARCHICAL PCELL

Figure 7


Perez et al. BUR920030032US1 Sheet 8 of 14




ESD HIERARCHICAL PCELL W/ GUARD RING


Figure 8

Perez et al. BUR920030032US1 Sheet 9 of 14



Perez et al. BUR920030032US1 Sheet 10 of 14









Figure 11



Perez et al. BUR920030032US1 Sheet 13 of 14




Figure 13

Perez et al. BUR920030032US1 Sheet 14 of 14

